Jobs/ASIC Digital Design , Staff Engineer
S

ASIC Digital Design , Staff Engineer

Synopsys India Verified
Stipend / SalaryCompetitive Market Compensation (Verified)
Work ModeONSITE
Experience5+ yrs
Posted1h ago
Verified Direct Role: Clicking "Apply on Official Site" opens Synopsys India's official careers portal directly without middleman aggregators.
Share opening:
Job Snapshot & Verified Telemetry
  • Target Role:ASIC Digital Design , Staff Engineer
  • Employer:Synopsys India
  • Work Mode:ONSITE
  • Location:Hyderabad, Telangana, India
  • Compensation:Competitive Market Compensation (Verified)
  • Experience:5+ Years
  • Recruiter SLA:7-Day Truth Teller Guarantee
  • Candidate Fee:₹0 (Zero Placement Fee Guarantee)
Apply on Synopsys India

Privacy-First ATS Fit Score

Instant ATS MatcherDPDP Act 2023

Local in-browser ATS scoring with 0ms latency and zero data leakage. 1-click tailored STAR bullets.

Ready to Match
Click AI Match

About the Role

We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. You Are You have spent years verifying IP that has to work in silicon, not just pass regression. The difference between a clean tape-out and a respin often comes down to the corner case you caught at 2 AM in a Verdi waveform, and you are the engineer who finds it before it becomes a silicon bug. You read protocol specs the way some people read novels. UFS, UniPro, MIPI M-PHY are not just acronyms to you, they are systems you understand at the transaction level, the state machine level, and the timing level. You know where the edge cases hide. Building a UVM environment from scratch does not intimidate you. Neither does inheriting someone else's testbench and making it better. You write sequences that stress the design in ways the spec did not explicitly call out because you have learned that is where the bugs live. Coverage closure is not a checkbox exercise for you, it is a conversation with the design about what actually matters. You do not need someone to tell you what to verify next. You read the spec, talk to the designer, look at the wavefo

Requirements & Qualifications

  • Proficiency in semiconductor engineering, VLSI design, EDA tooling, or software development.

Perks & Benefits

  • Direct application to Synopsys India technical talent team with anti-ghosting tracking.
Required Tech StackNot Specified

No discrete technology keywords parsed from this posting. Review the role description above for full criteria.

AI Interview Prep

Practice 5 targeted questions tailored to ASIC Digital Design , Staff Engineer and the required tech stack before you apply.

Generate Interview Questions

Verified Direct Application Link

Official position sourced directly from Synopsys India's verified career portal.

Application SourceOfficial DIRECT Portal
Company VerificationVerified Employer
Middleman TrapsNone (Direct Employer ATS)
Candidate Fees₹0 (Zero Placement Fee Guarantee)
Dashboard Tracking1-Click Submission & Reminders
Truth Teller Candidate Tracking

Apply directly on Synopsys India's portal using the link above. Use "Track with Truth Teller" to log your submission timestamp and automated 7-day follow-up countdown in your dashboard.

ASIC Digital Design , Staff Engineer
Synopsys India • Competitive Market Compensation (Verified)
Apply on Synopsys India