Jobs/ASIC Digital Design, Principal Engineer
S

ASIC Digital Design, Principal Engineer

Synopsys India Verified
Stipend / SalaryCompetitive Market Compensation (Verified)
Work ModeONSITE
Experience12+ yrs
Posted1h ago
Verified Direct Role: Clicking "Apply on Official Site" opens Synopsys India's official careers portal directly without middleman aggregators.
Share opening:
Job Snapshot & Verified Telemetry
  • Target Role:ASIC Digital Design, Principal Engineer
  • Employer:Synopsys India
  • Work Mode:ONSITE
  • Location:Noida, Uttar Pradesh, India
  • Compensation:Competitive Market Compensation (Verified)
  • Experience:12+ Years
  • Recruiter SLA:7-Day Truth Teller Guarantee
  • Candidate Fee:₹0 (Zero Placement Fee Guarantee)
Apply on Synopsys India

Privacy-First ATS Fit Score

Instant ATS MatcherDPDP Act 2023

Local in-browser ATS scoring with 0ms latency and zero data leakage. 1-click tailored STAR bullets.

Ready to Match
Click AI Match

About the Role

We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. You Are You have spent over a decade building digital designs that ship in real products, not just pass verification. The kind of work where a timing closure mistake or a protocol misinterpretation costs months, and you have learned to catch those issues before they become problems. You think in micro-architectures, not just RTL. When you read a functional spec, you see the tradeoffs between area, power, and performance before you write a single line of SystemVerilog. Die-to-die communication protocols like UCIe, PCIe, or DDR are not buzzwords to you. They are systems you have implemented, debugged at 2am, and optimized until they met both the spec and the silicon constraints. You know the difference between a design that works in simulation and one that closes timing at 28nm with real P&R constraints. Leading a team does not mean delegating tasks. It means sitting with a junior engineer to debug a CDC violation, pushing back when a customer requirement does not make technical sense, and making sure your team understands why a decision was ma

Requirements & Qualifications

  • Proficiency in semiconductor engineering, VLSI design, EDA tooling, or software development.

Perks & Benefits

  • Direct application to Synopsys India technical talent team with anti-ghosting tracking.
Required Tech StackNot Specified

No discrete technology keywords parsed from this posting. Review the role description above for full criteria.

AI Interview Prep

Practice 5 targeted questions tailored to ASIC Digital Design, Principal Engineer and the required tech stack before you apply.

Generate Interview Questions

Verified Direct Application Link

Official position sourced directly from Synopsys India's verified career portal.

Application SourceOfficial DIRECT Portal
Company VerificationVerified Employer
Middleman TrapsNone (Direct Employer ATS)
Candidate Fees₹0 (Zero Placement Fee Guarantee)
Dashboard Tracking1-Click Submission & Reminders
Truth Teller Candidate Tracking

Apply directly on Synopsys India's portal using the link above. Use "Track with Truth Teller" to log your submission timestamp and automated 7-day follow-up countdown in your dashboard.

ASIC Digital Design, Principal Engineer
Synopsys India • Competitive Market Compensation (Verified)
Apply on Synopsys India